Introduction
Specialists have been making a lot of effort in research and development (R&D) in the last 57 years (after the implementation of the first integrated circuit (IC) designed by Jack St. Claire Kilby, in 1958 at Texas Instruments [1] ). Their main objectives were to reduce dimensions and boost the electrical performance of the Metal-Oxide-Semiconductor (MOS) Field Effect Transistor (MOS-FET), and consequently their integrated circuits (ICs) [2] . In 1965, Gordon Moore proposed the Moore's Law, regarding the dimensional reduction of MOSFETs over time [3] , which has been valid until now. Due to all these efforts, the MOSFETs dimensions have evolved from millimetric to nanometric scales (six orders of magnitude in approximately 60 years, in other words, almost one order of magnitude of MOSFETs dimensional reduction per decade).
For all these years, the R&D in the micro/nanoelectronics has basically been classified in three main categories: new structures (double gate [4] , FinFET [5, 6] , MuGFET [7] However, there is another category, still unexplored by the semiconductor and ICs companies, that regards the "PN Junctions Engineering between the Drain/Source and the Channel Regions," or simply a gate layout change of the MOSFETs, i.e., from a rectangular to a non-standard geometries (circular, ellipsoidal, hexagonal, octagonal, etc.) .
The non-standard (non-rectangular) gate layout styles for MOSFETs are capable of including other unknown effects in the MOSFET structure, which can be explored to boost their electrical performance and ionizing radiation tolerance. The longitudinal corner effect (LCE), parallel connections of MOSFETs with different channel lengths effect (PAMDLE), deactivation the parasitic MOSFETs in the bird's beak regions effect (DEPAMBBRE), and Drain Leakage Current Reduction Effect (DLECRE) 
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In this context, the aim of this book is to describe the origin of this new field of research in micro/nanoelectronics, still unexplored by the semiconductor and CMOS ICs industries. This new research mainly focuses on using non-standard innovative layout styles for planar MOSFETs to boost their resultant longitudinal electric field (LEF) along the channel length (L). As a result, it is capable of increasing the drift velocity of their mobile charge carriers along the L and consequently boosting their drain current (IDS) in relation to the standard rectangular transistors counterparts, regarding the same gate area (AG) and bias conditions (LCE) . Besides, the new effects caused by the use of these non-standard gate shapes in MOSFETs structures (PAMDLE, DEPAMBBRE, and DLECRE) are also studied, modeled, qualified, and quantified in this book .
Furthermore, this book also aims at describing in detail the different innovative layout techniques, encouraging their use in order to remarkably improve the MOSFETs electrical performance, regarding any planar CMOS ICs technologies.
Therefore, taking into account all the efforts that have been made so far to extend the planar CMOS ICs technologies (new manufacturing processes, materials, and new planar MOSFET structures), with these innovative layout techniques, we will certainly be able to further boost the electrical performance of the transistors remarkably in order to meet the never-ending demand for efficiency and low cost. Initially, this chapter describes how the Corner Effect (CE) was explored to improve the electrical performance and the ionizing radiation tolerance of the planar MOSFETs. This effect occurs in the multiple gates MOSFETs, i.e., in the MuGFETs with three or more gates. The CE is responsible for increasing the resultant electric field in the regions near to the vertices of the junctions of two different gates regions in MuGFETs, due to the gate voltage. This effect is responsible for reducing the threshold voltage (V TH ) of MuGFETs in these gate regions and consequently it reduces the electrostatic controllability of the transistors gate (undesired effect). Based on the CE concept that happens in the MuGFETs, the author applied it in the longitudinal direction of the MOSFETs channel length in order to increase the resultant longitudinal electric field due to the drain voltage (V DS ). As a consequence of this action, we could observe that the drift velocity of the mobile charge carriers in the transistor channel increase, the drain current (I DS ) and their corresponding analog and digital parameters and figures of merit could be boosted controllably. Furthermore, some innovative layout styles for planar MOSFETs are also introduced and the new effects associated with them are discussed and modeled. The main results of three-dimensional (3D) numerical simulations and experimental data are reported in order to demonstrate that these new layout techniques are capable of boosting the MOSFETs electrical performance and the ionizing radiation tolerance substantially, without adding any extra cost to the current and sophisticated CMOS ICs manufacturing processes.
PROBLEMS AND QUESTIONS

OBSERVING AND COMBINING DIFFERENT NEW EFFECTS IN MOSFETS
In the standard (rectangular-section) Gate-All-Around (GAA) MOSFETs [55] or Pillar (square-section) Surrounding Gate SOI MOSFETs [56], two perpendicular electric fields (PEF) vector components (ε 1 and ε 2 ) appear in the regions near to the devices gate corners due to the gate electrode material covering the silicon film of the channel region, regarding a bias from the gate to the source (V GS ). On the other hand, there is only one PEF vector component (ε 1 = ε 2 ) in the rest of the channel outside the regions near the corners. At the corners of the silicon film of the channel region, the resultant PEF are higher (vector sum: ε T = ε 1 + ε 2 ) than those found in the rest of the channel, as illustrated in Figure 2 Therefore, the CE is an undesired effect in 3D devices, which tends to reduce the electrostatic controllability by the VG S , but it is capable of boosting the resultant PEF in regions that present corners [55, 56] . So, this effect was the first important piece of information used by the author to propose the innovative layout styles for MOSFETs to boost their electrical performance.
Furthermore, by investigating the most popular non-standard circular/annular gate MOSFETs (CAGM), we observe that their I DS is higher when operating in internal drain bias configuration (IDBC) than in external drain bias configuration (EDBC), (Figure 2.2) [22]. In Figure 2 .2, L is the channel length, which is equal to "R2-R1," where R1 and R2 are the internal and external radiuses that define the CAGM channel length, respectively, and R3 is the radius that defines the device's external edges [22] .
These different behaviors of the CAGM I DS occur because they depend on the drain bias configuration type, where the longitudinal electric field (LEF) along the channel region varies as a consequence of the differences between the number of LEF lines per pn junction area (A PNJ ) between the drain and the silicon film of the channel regions, and the silicon film of the channel and the source regions. This can obviously be justified as a result of the differences between the drain and source A PNJ , according to Figure 2.2. Quite simply, the LEF densities are different in the channel regions near the drain and source regions, regarding a drain to source voltage (V DS ). These LEF densities depend on the type of the drain bias configurations (IDBC and EDBC). If we consider that the CAGM is operating in IDBC, the LEF is smaller in the channel region near the source region and is higher near the drain region because the A PNJ between the source and the silicon film regions of the channel is higher than the one between the silicon film of the channel and the drain regions. The same consideration can be made regarding the CAGM operating in the EDBC, i.e., the LEF is smaller in the channel region near the drain and higher near the source. This happens due to the A PNJ being higher between the drain and the silicon film regions of the channel than the A PNJ between the silicon film of the channel region and the source [22] .
Therefore, the circular/annular layout style for MOSFET is capable of increasing the LEF along the channel length on account of the asymmetric gate geometry [22] . This was the second remarkable piece of information used by the author to design the innovative layout styles for MOSFETs to enhance their electrical performance and ionizing radiation tolerance.
Based on these two studies performed and reported previously, it was possible to combine the CE in the longitudinal direction of the channel length, called Longitudinal Corner Effect (LCE), to further increase the resultant LEF along the channel of the MOSFETs. This was possible be-cause the MOSFET I DS is directly proportional to the product of the inversion layer charge (Q inv ) induced by V GS and the drift velocity of the mobile charge carriers in the channel, according to Equation (2.1) [57, 58]: ϑ // = μ i .ε // (2.1), where μ i is the mobile charge carriers mobility in the channel (i=p, if p-type MOSFET and i=n if n-type MOSFET) and ε // is the resultant LEF along the channel length due to the V DS [57, 58] . In this context, a first non-typical layout style was specially proposed to boost the electrical performance and the ionizing radiation robustness of the MOSFETs, which have a hexagonal gate shape named "Diamond" . Subsequently, the octagonal gate MOSFET (Octo MOSFET, OM) was carefully suggested to further enhance the resultant LEF along the channel, the Electro 
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